

## **Electro Deposition of Nano Crystalline La<sub>2</sub>O<sub>3</sub> on p-type Si Wafer and Electrical Characterization for CMOS Applications**

K. Bikshalu<sup>1</sup>, V.S.K. Reddy<sup>2</sup>, P.C.S. Reddy<sup>3</sup>, K.V. Rao<sup>4</sup>

<sup>1</sup>KU College of Engineering & Technology, Kakatiya University, Warangal-506009, India.

<sup>2</sup>Mallareddy college of Engineering and Technology, Secunderabad-500014, India.

<sup>3</sup>Jawaharlal Nehru Technological University Hyderabad , Hyderabad-500085, India.

<sup>4</sup>Centre for Nano Science and Technology, Institute of Science and Technology, Jawaharlal Nehru Technological University, Hyderabad-500085, India  
( kalagaddaashu@kakatiya.ac.in ; kalagadda2003@gmail.com)

### **Abstract**

The present research work is divided into two parts namely (i). Electro deposition of nano crystalline thin films of lanthanum oxide or lanthana (La<sub>2</sub>O<sub>3</sub>) on silicon, (ii). Electrical characterization of deposited lanthana. Lanthana nano crystalline thin films are deposited on p-type silicon substrate by electrodeposition with precursor of Lanthanum nitrate (La(NO<sub>3</sub>)<sub>3</sub>.9H<sub>2</sub>O) aqueous solution. Deposited lanthana thin films were characterized by, X-ray diffraction (XRD) for crystal structure determination, LCR meter for dielectric constant (K), Atomic force microscopy (AFM) and Scanning electron microscopy (SEM) for morphology studies.

**Keywords:** Electrodeposition of lanthana, Nano crystalline thin film, Nano lanthana, Electrical characterization, Lanthanum oxide.

### **1. Introduction**

CMOS devices have high noise immunity and low static power consumption. Consequently, CMOS devices do not produce much heat as other forms of logic, for example transistor-transistor logic (TTL) or NMOS logic, which uses all n-channel devices without p-channel devices. CMOS also allows a high density of logic functions on a chip. Due to this reason CMOS won the race in the eighties and became the most used technology to be implemented in VLSI chips. The continued scaling of CMOS transistor requires replacement of the conventional silicon gate oxide (SiO<sub>2</sub>) or oxynitride (SiON) with a higher dielectric constant (K) for gate


dielectric to minimize the leakage current and to maintain a large capacitance for the drain current control. Among several contenders, the transition metal and the rare earth metal oxides, especially Lanthanum oxide ( $\text{La}_2\text{O}_3$ ) and Hafnium oxide ( $\text{HfO}_2$ ), are believed to be the suitable successors of the conventional gate dielectric material because of their several promising fundamental properties [1]. In this present work we have chosen the Lanthana because of its high contact stability with Si and high-K value and less equal oxide thickness (EOT) than the  $\text{HfO}_2$  [2]. Lanthanum oxides exhibit some important applications like for example luminescent devices, sensors, up-conversion materials, and catalytic fields [3]. Lanthana also exhibits the diamagnetic properties [4]. Electrodeposition is the simplest and most economical method of preparing high quality metallic coatings, but it is rarely used to obtain oxide films. According to electrochemical thermodynamics (E-pH diagram), many active elements such as magnesium, aluminium, titanium, zirconium and rare earth elements cannot be deposited from aqueous or oxygen-containing organic solutions, but their oxides or other insoluble compounds can be easily deposited [5]. Platinum (Pt) electrode which we are using does not oxidize at any temperature [6].

## 2. Experimental

### 2.1 Electro deposition

Electro deposition method is simple and versatile when compared with Chemical Vapor Deposition, Physical Vapor Deposition, Pulsed Laser Deposition and Sputtering techniques. Electro deposition is divided into four steps. The four steps are specimens cleaning, solution preparation, electro deposition and annealing. Here specimens are the Pt and P-type Si wafers. Specimens are cleaned as per the process mentioned in Fig.1. Si substrate cleaning process is very important to realize desirable device performance, operation and its reproducibility. The wafers were cleaned by ultrasonication method using ultra pure water (UPW). Using UPW is most important because ultra pure water is highly purified and filtered to remove all traces of ionic, particulate, and bacterial contamination. Firstly, a cleaning step in solution of sulfuric acid ( $\text{H}_2\text{SO}_4$ ) / hydrogen peroxide ( $\text{H}_2\text{O}_2$ ) ( $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2 = 4:1$ ) performed to remove any organic material and metallic impurities for 5 minutes after UPW cleaning (10 min). The second step is cleaning wafers in a solution of dilute hydrofluoric acid ( $\text{HF}:\text{H}_2\text{O}=1:100$ ) for 10 min to remove chemically and native oxides which might have been formed on Si surface. Specimens are dipped in UPW because to terminate hydrogen on

the surface for again 10 min. Next one is the solution preparation. Add absolute alcohol ( $C_2H_5OH$ ) and lanthanum nitrate in 0.05M (molar ratio) and stirring for 30 minutes. Finally solution and specimens are ready. Connect the negative electrode of the DC supply to the Si specimen and positive electrode to Pt metal specimen. Dip those electrodes in the solution at separation of 1 cm. Apply 5V to those electrodes for 1 second and collect Si specimen from the solution and dip in deionized water for removing the solution on deposited film. After electrodeposition the film material is lanthanum hydroxide ( $La(OH)_3$ ) and this film annealed at 950c for 2 h to convert lanthanum hydroxide to lanthana and to stabilize in lanthana form [7].




**Fig. 1** Flow chart shows electro-deposition electro deposition of nano lanthana on P-type Si substrate.

### 3. Results and discussion


#### 3.1. X-ray diffraction (XRD)

Crystallite size of deposited lanthana on p-type Si is 90nm (calculated from Fig. 2 and Fig.3). From the crystallite size nano crystallinity is observed in thin films. The variations of XRD pattern for different annealed temperatures are shown in Fig.2 and Fig.3. The dielectric constant (K) 25 was

observed by calculation from the knowledge of the capacitance ( $C_{ox}$ ), film thickness ( $d$ ), the free space charge permittivity ( $\epsilon_0$ ) and the area of the capacitor ( $A$ ) using the relation  $K = Cd/ \epsilon_0 A$ .




**Fig. 2** XRD of deposited lanthana on p-type Si (annealed at 400<sup>0</sup>C)



**Fig. 3** XRD of deposited lanthana on p-type Si (annealed at 950<sup>0</sup>C)


### ***3.2. Atomic Force Microscopy (AFM)***

Morphological analysis is performed with AFM analysis with A100 model (which is from A.P.E Research lab) in our laboratory. Best sample image has been shown in Fig.4



**Fig. 4** AFM image of deposited nano crystalline  $\text{La}_2\text{O}_3$  on Si

### 3.3. Scanning Electron Microscopy (SEM)





**Fig. 5** SEM image of deposited nano crystalline  $\text{La}_2\text{O}_3$  on Si

Another morphological analysis is performed with SEM analysis with Hitachi 3600 N model. In Fig. 5, SEM indicates the presence of layered lanthana deposited with uniform thickness on Si wafer obtained by electro deposition technique.

### 3.4. Dielectric analysis

Dielectric analysis is done by E4980A model LCR meter at operating conditions of 1 kHz frequency. Initially metallization on the both side of the lanthana deposited Si wafer by RF sputtering. The Silver (Ag) metal is used for metallization. Final structure is shown in Fig. 6 (a). The Ag metalized lanthana/Si wafer equivalent circuit is as shown in Fig. 6(b).



**Fig. 6** (a) & (b) shows the Ag metalized Lanthana / Si wafer equivalent circuit

Here  $C_{Si}$  is the capacitance of Silicon wafer and  $C_{ox}$  is the capacitance of deposited lanthana on Si wafer and  $R_{Si}$  is resistance due to Si wafer resistivity and  $R_{ox}$  is resistance due to deposited lanthana resistivity. And the equation for capacitance is (shown in below).

$$C = \frac{\epsilon A}{d} \quad (1)$$

Where  $C$  is capacitance,  $\epsilon$  is permittivity of dielectric material ( $\epsilon_0 \epsilon_r$ ) and  $\epsilon_0$  is permittivity of ambient air,  $\epsilon_r$  is relative permittivity or dielectric constant of dielectric material,  $A$  is the Area of the film and  $d$  is the distance between the plates or thickness of dielectric material.

$$R_{eq} = \left( \frac{R_{si} X_{si}^2}{R_{si}^2 + X_{si}^2} \right) + \left( \frac{R_{ox} X_{ox}^2}{R_{ox}^2 + X_{ox}^2} \right) \quad (2)$$

$$C_{eq} = \left( \frac{X_{si} R_{si}^2}{R_{si}^2 + X_{si}^2} \right) + \left( \frac{X_{ox} R_{ox}^2}{R_{ox}^2 + X_{ox}^2} \right) \quad (3)$$

Where  $R_{si}$  is the resistance due to resistivity of Silicon wafer,  $X_{si}$  is the reactance due to dielectric nature of Silicon wafer,  $R_{ox}$  is the resistance due to resistivity of deposited lanthana and  $X_{ox}$  is reactance due to dielectric nature of deposited lanthana.

$$R = \rho \frac{l}{A} \quad (4)$$

Where  $R$  is the resistance,  $\rho$  is the resistivity,  $l$  is the thickness,  $A$  is the area of the film Reactance

$$X = \frac{1}{(2\pi f C)} \quad (5)$$

Where  $f$  is the frequency (which is the LCR measure done),  $C$  is the Capacitance Here  $C_{eq}$  is the capacitance of total structure and  $R_{eq}$  is the resistance of total structure, which were calculated using LCR meter.  $R_{si}$  was calculated using ohm meter. Initially we know the values for  $C_{eq}$  as  $31.716\mu F$  and  $R_{eq}$  as  $3.355\Omega$ , also area of deposited silver ( $A$ ) is  $1\text{cm}^2$ , thickness of silicon wafer is  $625\ \mu\text{m}$ , resistivity of Silicon wafer is  $50\Omega\text{c.m}$ , resistance of Si wafer  $R_{si}$  is  $3.125\Omega$ , dielectric constant of Silicon wafer ( $K_{si}$ ) is  $11.7$  and deposited lanthana thickness is  $230\ \text{nm}$  with resistance of deposited lanthana  $R_{ox}$  as  $0.23\Omega$ . Therefore, resistivity deposited lanthana is  $10\ \text{k}\Omega\text{c.m}$ .

Hence Dielectric constant of silicon wafer ( $K_{ox}$ ) can be obtained by substituting the above measured and calculated values in the following equations (2) and (3); the resultant dielectric constant of deposited lanthana ( $K_{ox}$ ) is measured to be  $24$ .

#### 4. Conclusions

Nanocrystalline  $\text{La}_2\text{O}_3$  was successfully deposited on Si with a simple and versatile electro deposition technique. XRD analysis confirmed that the deposited nanocrystalline  $\text{La}_2\text{O}_3$  has low crystallite size of  $90\ \text{nm}$ . AFM showed that deposited nano crystalline lanthana thin film with uniform surface morphology. SEM indicated the presence of layered lanthana with uniform thickness on Si wafer. The dielectric constant of deposited film of lanthana from the LCR meter analysis is  $24$ . Further a metal coated on this nanocrystalline  $\text{La}_2\text{O}_3$  deposited on silicon can be used as MOS capacitor and similarly after Ion implantation of this deposition, it can be used as a MOSFET.

#### 5. Acknowledgement

The authors wish to thank Dr. K.V.Rao for AFM analysis.

## 6. References

1. ITRS 2007, Edition Executive summary.  
<http://www.itrs.net/links/2007ITRS/ExecSum2007.pdf>.
2. Intel 45nm Hi-k Silicon Technology.  
[http://download.intel.com/pressroom/kits/advancedtech/pdfs/VLSI\\_45nm\\_HiKMG-paper.pdf](http://download.intel.com/pressroom/kits/advancedtech/pdfs/VLSI_45nm_HiKMG-paper.pdf).
3. K. Mistry, et al (2007), IEDM Tech. Dig. pp. 247-250.
4. Heiji Watanabe, Motofumi Saitoh, Nobuyuki Ikarashi and Toru Tatsumi (2004) “High-quality HfSixOy gate dielectrics fabricated by solid phase interface reaction between physical-vapor-deposited metal–Hf and SiO2 underlayer”, *Appl. Phys. Lett.* 85, 449.
5. Ning Zhang, Ran Yi, Libin Zhou, Guanhua Gao, Rongrong Shi, Guanzhou Qiu, Xiaohe Liu (2009) “Lanthanide hydroxide nanorods and their thermal decomposition to lanthanide oxide nanorods”, *Materials Chemistry and Physics*, 114 (1), 160–167.
6. Qiu Li Zhang, Zhen Jiang Ji, Jun Zhou, Xi Cheng Zhao, Xin Zhe Lan (2012) “Preparation of Lanthanum Oxide Nanoparticles by Chemical Precipitation Method”, *Materials Science Forum*, 724,223 -236, (2012).
7. Xinying Lu, Rizhang Zhu, Yedong He (1996) “Electrodeposited thin oxide films”, *Journal of Surface & Coatings Technology*, 79, (13), 19.
8. David R *CRC (2007-2008) Handbook of Chemistry and Physics*, New York: CRC Press. pp. 26. ISBN 978-0-8493-0488-0.
9. A. Weber and H. Suhr (1989) “Thin Lanthanum Oxide and Rare-Earth Oxide Films By PECVD Of  $\beta$ -Diketonate Chelate Complexes”, *Mod. Phys. Lett. B* 03,1001.
10. H.Iwai, Hei Wong (2006) *Microelectronics Engg.* 83, pp.1867-1904.
11. Kauerauf T, Govoreanu B, Degraeve R, Groeseneken G, Maes H (2005) “Scaling CMOS: Finding the gate stack with the lowest leakage current” *Solid state Electron* 49, pp. 695-701.
12. Robertsons J (2004) “high dielectric constant oxides”, *Eur Phys, J Appl Phys* 28, pp. 265-291.
13. K. Bikshalu (2011) “Solution Combustion Synthesis of Nanocrystalline and High-K



Dielectric Lanthanum Oxide”, *Journal of Nanoscience, Nanoengineering & Applications* volume1, issue3.

14. Dander Rathee (2011) “Evaluation of TiO<sub>2</sub>/SiO<sub>2</sub> Dielectric thin films to overcome the Challenges of CMOS Scaling” *Proceedings of RSM2011*, Kota Kinabalu, Malaysia.

15. C.S.Milan, I.Flora (1997) “Nitrogen in ultra-thin gate oxide; its profile and functions”, *Solid state Electronics*.

16.G.Lucovsky (1999) “Silicon oxide/silicon nitride dual-layer films: a stacked gate dielectric for the 21st century”, *Journal of Non Crystalline solids*.

17.S.A. Campbell, DC Glimer, XC Wang, Hsieh M, HS Kim, et al (1997), “MOSFET transistor fabricated with high permittivity TiO<sub>2</sub> dielectric”, *IEEE Trans Electron Dev*, 1997; 44, pp.140-9.

18. G D Wilk, R.M. Wallace, J.M. Anthony (2001) “High-K dielectric current status and material properties considerations”, *J.Appl Phys, Applied Physics Review*, vol 89, number 9.

19. Hassahi Fukuda et al (2005) “structural and electrical properties of Crystalline TiO<sub>2</sub> films containing anatase and rutile”, *semiconductor science and technology* 20, no. 8.

20.H.D.B. Gottolob et al (2005) “Introduction of crystalline high-k gate dielectric in CMOS process”, *Journal of Non Crystalline solids*, 351.