FPGA Implementation of Discrete Fourier Transform Using CORDIC Algorithm

*Debaprasad De, **K. Gaurav Kumar, **Archisman Ghosh, **Anurup Saha

*Department of ECE, Techno India, Salt Lake, Kolkata, India (dpdatju@gmail.com)
**Department of ETCE, Jadavpur University, Kolkata, India
(kgauravkumar35@gmail.com, archismanghosh12@gmail.com, sahaanurup24@gmail.com)

Abstract

Discrete Fourier Transform (DFT) is a very useful algorithms, playing an important role in various Digital Signal Processing (DSP) applications from sonar, image processing, telecommunication, radar, etc. This paper presents architecture for computing DFT of discrete time sequences using the CORDIC algorithm. The twiddle factors, i.e. the phase rotation factors, required in DFT computations are calculated by CORDIC algorithm. Moreover, by utilizing some trigonometric identities in the DFT calculation CORDIC rotators are effectively used. The proposed architecture can be reconfigured to calculate DFT for any point discrete time sequence.

Key words

CORDIC, DFT, FPGA, ASM, Architecture.

1. Introduction

Discrete Fourier Transform (DFT) is an extensively used algorithm in the analysis and implementation of discrete time signal processing, image processing, data compression, communication systems, etc. The complex sequences in time domain are converted into frequency domain via DFT computation and frequency domain sequences are converted back to time domain by Inverse Discrete Fourier Transform (IDFT) [1].
The COordinate Rotation Digital Computer (CORDIC) algorithm [2][3][4] is employed for calculating a vector rotated through a given angle, i.e. twiddle factors for computation of DFT. Original algorithm is given by Volder [2]. Nowadays it is used for wide ranges of computer hardware aspects. This algorithm has found to a broader way into diverse applications including the HP-35 calculator, 8087 math coprocessors [5], radar signal processors [6] and robotics.

CORDIC algorithm is suitable to be implemented in DSP algorithms because complex arithmetic operations can be simply calculated. Besides, since it avoids using multiplications, adopting the CORDIC algorithm can reduce the complexity. CORDIC is implemented through repeated shift add operations.

Discrete Fourier transform coefficients are mainly complex numbers with sine and cosine terms. Thus, complex multiplications and additions are to be done for both real and imaginary parts of the input sample. If an N-point DFT is implemented, the requirement of arithmetic operations is of the order of O(N^2) that is N^2 multiplications and N (N-1) additions and 2N number of registers are used to store the DFT coefficients [7].

In this work, architecture for DFT is presented, which has been implemented on Xilinx Spartan 3E FPGA. The hardware descriptions of our architectures are coded in Verilog HDL. The input sequence samples are taken serially from ROM.

The structure of rest of the paper is as follows. We discuss about DFT and CORDIC algorithms in Section 2. The proposed architecture and implementation methodologies are presented in Section 3. FPGA implementation details and simulation results are provided in Section 4. Conclusions are drawn in Section 5.

2. Background

In this section, we discuss about DFT and CORDIC algorithms.

2.1 DFT

DFT and IDFT techniques [1] [7] are used to transform signals from time domain to frequency domain and vice versa. They origin from the corresponding continuous time Fourier and Inverse Fourier transforms. Given a sequence x(n) for n = 0, 1…, N-1, its DFT is defined as

\[ X(k) = \sum_{n=0}^{N-1} x(n) e^{-j2\pi kn/N} \text{ for } k = 0, 1, \ldots, N-1 \]
Where, \( W_N \) is known as twiddle factor and \( X(k) \) is the frequency sample corresponding to input samples.

The Inverse of the DFT is given by

\[
x(n) = \frac{1}{N} \sum_{k=0}^{N-1} X(k) e^{-j\frac{2\pi kn}{N}} \text{ for } n = 0, 1, ..., N-1
\]

\[= \frac{1}{N} \sum_{k=0}^{N-1} X(k) W_N^{-kn} \quad (2)\]

The twiddle factor, \( W_N \) is given by

\[
W_N = e^{-j\frac{2\pi}{N}} = \cos \left( \frac{2\pi}{N} \right) - j\sin \left( \frac{2\pi}{N} \right)
\]

(3)

To calculate DFT and IDFT, the values of twiddle factors (i.e., the cosine and sine values) are needed to be calculated. For this, CORDIC algorithm has been used.

### 2.2 CORDIC

CORDIC [2] [3] [4] was developed by Volder in 1949 based on the observation that if a unit-length vector is rotated by an angle \( \phi \) then its new end-point will be at \((\cos \phi, \sin \phi)\).

The algorithm can be derived from the rotation transform, i.e. if a point \((x, y)\) is rotated by an angle \( \phi \), the new coordinates \((x', y')\) is given by equations (4) and (5).

\[
x' = x\cos \phi - y\sin \phi \quad (4)
\]

\[
y' = y\cos \phi + x\sin \phi \quad (5)
\]

On rearranging the terms, this can be given as:

\[
x' = \cos \phi \left[ x - y \cdot \tan \phi \right] \quad (6)
\]

\[
y' = \cos \phi \left[ y + x \cdot \tan \phi \right] \quad (7)
\]
The implementation of these equations still seems complex due to the presence of the trigonometric functions. However, if the rotation angles are restricted to values such that \( \tan \phi = \pm 2^i \), the multiplication by the tangent can be greatly simplified as it can be implemented using simple shift operations. Thus, arbitrary angles can be obtained by performing a series of rotations iteratively. At each rotation, the direction of rotation is chosen by obtaining the difference between the actual angle and the angle obtained by rotation. By choosing a proper sequence of rotations \( \alpha_0, \alpha_1, ..., \alpha_{n-1} \), we can evaluate necessary trigonometric functions with ease and less complex operations.

3. Proposed Architectures

Algorithmic State Machine (ASM) for DFT is presented in this section. This ASM is then coded in Verilog, implemented on FPGA and finally performance is analyzed.

![ASM for DFT](image)

Fig.1. ASM for DFT

Similarly, ASM for IDFT can be implemented and realized in a similar manner [8].

335
4. FPGA Implementation

The ASM, shown in Fig. 1, is implemented on Spartan 3E FPGA. The realized hardware are clocked with 50 MHz clock. The timing waveform report and the device utilization summary are provided in Table 1 and Table 2 respectively. The performance of the hardware is tested for 10, 12 and 20-point DFT.

Tab.1. Timing Waveform Analysis (Clock Cycle = 20 ns)

<table>
<thead>
<tr>
<th>Number of input sequences</th>
<th>Transform Type</th>
<th>Number of clock cycles</th>
<th>Time taken (in ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>DFT</td>
<td>24179</td>
<td>483580</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>28999</td>
<td>579980</td>
</tr>
<tr>
<td>20</td>
<td></td>
<td>96509</td>
<td>1930180</td>
</tr>
</tbody>
</table>

Table 2 describes the device utilization summary and the hardware resources needed for the proposed architecture.

Tab.2. Device Utilization Summary

<table>
<thead>
<tr>
<th>No. of input sequences</th>
<th>Transform type</th>
<th>Slice Registers</th>
<th>Slice LUTs</th>
<th>Fully used LUT-FF pairs</th>
<th>Bonded IOBs</th>
<th>No. of BRAMs</th>
<th>MULT18XSIOs</th>
<th>GCLKs</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>DFT</td>
<td>655</td>
<td>616</td>
<td>1232</td>
<td>34</td>
<td>0</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>682</td>
<td>648</td>
<td>1285</td>
<td>34</td>
<td>0</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>20</td>
<td></td>
<td>798</td>
<td>776</td>
<td>1505</td>
<td>34</td>
<td>1</td>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>

Conclusion

Architecture for DFT has been presented in this paper. It has been observed that as the number of N-point samples increase, the time and hardware requirements of the system increase. Faster algorithms like FFT can solve this problem. Pipelining and Systolic arrays can also be incorporated into the system to improve the throughput and speed of operation. Application Specific Integrated Circuit (ASIC) can be implemented which can be used in a number of DSP applications.
Acknowledgement

The authors would like to thank Prof. M.K. Naskar, Dr. S.K. Mitra and Asim Maiti for their helpful comments at the time of preparing the manuscript.

References

8. P.P. Chu, FPGA prototyping by Verilog examples, John Wiley & Sons, pp. 139-141.